## General Description



The ICS889872 is a high speed Differential-toLVDS Buffer/Divider w/Internal Termination and is a member of the HiPerClockS ${ }^{\text {TMfamily }}$ of high performance clock solutions from IDT. The ICS889872 has a selectable $\div 2, \div 4, \div 8, \div 16$ output dividers. The clock input has internal termination resistors, allowing it to interface with several differential signal types while minimizing the number of required external components. The device is packaged in a small, $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ VFQFN package, making it ideal for use on space-constrained boards.

## Block Diagram



## Features

- Three LVDS outputs
- Frequency divide select options: $\div 4, \div 6:>2 \mathrm{GHz}$, $\div 8, \div 16:>1.6 \mathrm{GHz}$
- IN, nIN input can accept the following differential input levels: LVPECL, LVDS, CML
- Output frequency: $>2 \mathrm{GHz}$
- Cycle-to-cycle jitter: 1 ps (typical)
- Total jitter: 10ps (typical)
- Output skew: 7ps (typical), QA/nQA outputs
- Part-to-part skew: 250ps (typical)
- Propagation Delay: 750ps (typical), QA/nQA outputs
- Full 2.5 V supply mode
- $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ ambient operating temperature
- Available in both standard (RoHS 5) and lead-free (RoHS 6) packages


## Pin Assignment



ICS889872
16-Lead VFQFN $3 \mathrm{~mm} \times 3 \mathrm{~mm} \times 0.95 \mathrm{~mm}$ package body

K Package
Top View

[^0]
## Table 1. Pin Descriptions

| Number | Name | Type |  | Description |
| :---: | :---: | :---: | :---: | :---: |
| 1, 2 | QB0, nQB0 | Output |  | Differential output pair. Divide by 2, 4, 8, 16. Unused outputs must be terminated with 100W across the pin (QB0/nQB0). LVDS interface levels. |
| 3, 4 | QB1, nQB1 | Output |  | Differential output pair. Divide by 2, 4, 8, 16. Unused outputs must be terminated with 100W across the pin (QB1nQB1). <br> LVDS interface levels. |
| 5, 6 | QA, nQA | Output |  | Differential undivided output pair. LVDS interface levels. |
| 7, 14 | $V_{D D}$ | Power |  | Power supply pins. |
| 8 | nRESET/ nDISABLE | Input | Pullup | Output reset and enable/disable pin. When LOW, resets the divider select, and align Bank A and Bank B edges. In addition, when LOW, Bank A and Bank B will be disabled. Input threshold is $\mathrm{V}_{\mathrm{DD}} / 2 \mathrm{~V}$. Includes a $37 \mathrm{k} \Omega$ pullup resistor. LVTTL / LVCMOS interface levels. |
| 9 | nIN | Input |  | Inverting differential LVPECL clock input. RT $=50 \Omega$ termination to $\mathrm{V}_{\mathrm{T}}$. |
| 10 | $\mathrm{V}_{\text {REF_AC }}$ | Output |  | Reference voltage for AC-coupled applications. Equal to $\mathrm{V}_{\mathrm{DD}}-1.4 \mathrm{~V}$ (approx.). Maximum sink/source current is 0.5 mA . |
| 11 | $\mathrm{V}_{\mathrm{T}}$ | Input |  | Termination input. Leave pin floating. |
| 12 | IN | Input |  | Non-inverting LVPECL differential clock input. $\mathrm{RT}=50 \Omega$ termination to $\mathrm{V}_{\mathrm{T}}$. |
| 13 | GND | Power |  | Power supply ground. |
| 15, 16 | S1, S0 | Input | Pullup | Select pins. Logic HIGH if left unconnected ( $\div 16$ mode). S0 = LSB. Input threshold is VDD/2. 37kW pullup resistor. <br> LVCMOS/LVTTL interface levels. |

NOTE: Pullup refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

## Table 2. Pin Characteristics

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $R_{\text {PULLUP }}$ | Input Pullup Resistor |  |  | 37 |  |  |

## Function Tables

Table 3A. Control Input Function Table

| Input | Outputs |  |
| :---: | :---: | :---: |
| nRESET | QA, QBx | nQA, nQBx |
| 0 | Disabled; LOW | Disabled; HIGH |
| 1 | Enabled | Enabled |

NOTE: After nRESET switches, the clock outputs are disabled or enabled following a falling input clock edge as shown in Figure 1.

Figure 1. nRESET Timing Diagram


Table 3B. Truth Table

| Inputs |  | Outputs |  |  |
| :---: | :---: | :---: | :---: | :---: |
| nRESET/nDISABLE | S1 | S0 | Bank A | Bank B |
| 1 | 0 | 0 | Input Clock | Input Clock $\div 2$ |
| 1 | 0 | 1 | Input Clock | Input Clock $\div 4$ |
| 1 | 1 | 0 | Input Clock | Input Clock $\div 8$ |
| 1 | 1 | 1 | Input Clock | Input Clock $\div 16$ |
| 0 | X | X | QA = LOW, nQA = HIGH; NOTE 1 | QBx = LOW, nQBx = HIGH; NOTE 2 |

NOTE 1: On the next negative transition of the input signal.
NOTE 2: Asynchronous reset/disable function.Absolute Maximum Ratings

## Absolute Maximum Ratings

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device.
These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the DC Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

| Item | Rating |
| :--- | :--- |
| Supply Voltage, $\mathrm{V}_{\mathrm{DD}}$ | 4.6 V |
| Inputs, $\mathrm{V}_{\mathrm{I}}$ | -0.5 V to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$ |
| Outputs, $\mathrm{I}_{\mathrm{O}}$ | 10 mA |
| Continuos Current | 15 mA |
| Surge Current | $\pm 50 \mathrm{~mA}$ |
| Input Current, IN, nIN | $\pm 100 \mathrm{~mA}$ |
| $\mathrm{~V}_{\mathrm{T}}$ Current, $\mathrm{I}_{\mathrm{VT}}$ | $\pm 0.5 \mathrm{~mA}$ |
| Input Sink/Source, $\mathrm{I}_{\text {REF_AC }}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Operating Temperature Range, $\mathrm{T}_{\mathrm{A}}$ | $51.5^{\circ} \mathrm{C} / \mathrm{W}(0 \mathrm{Ifpm})$ |
| Package Thermal Impedance, $\theta_{\mathrm{JA}}$, (Junction-to-Ambient) | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| Storage Temperature, $\mathrm{T}_{\text {STG }}$ |  |

## DC Electrical Characteristics

Table 4A. Power Supply DC Characteristics, $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Positive Supply Voltage |  | 2.375 | 2.5 | 2.625 | V |
| $\mathrm{I}_{\mathrm{DD}}$ | Power Supply Current |  |  | 80 |  | mA |

Table 4B. LVCMOS/LVTTL DC Characteristics, $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 2 |  | $\mathrm{~V}_{\mathrm{DD}}+0.3$ | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low Voltage |  | 0 |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{IH}}$ | Input High Current | $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{IN}}=2.625 \mathrm{~V}$ |  |  | 5 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{IL}}$ | Input Low Current | $\mathrm{V}_{\mathrm{DD}}=2.625 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ | -150 |  |  | $\mu \mathrm{~A}$ |

Table 4C. Differential DC Characteristics, $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |  |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\mathrm{IN}}$ | Differential Input Resistance | $(\mathrm{IN}, \mathrm{nIN})$ |  |  | 100 |  | $\Omega$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage | $(\mathrm{IN}, \mathrm{nIN})$ |  | 1.2 |  | $\mathrm{~V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input Low Voltage | $(\mathrm{IN}, \mathrm{nIN})$ |  | 0 |  | $\mathrm{~V}_{\mathrm{DD}}-0.15$ | V |
| $\mathrm{~V}_{\mathrm{IN}}$ | Input Voltage Swing |  | 0.15 |  | 2.8 | V |  |
| $\mathrm{~V}_{\text {DIFF_IN }}$ | Differential Input Voltage Swing |  | 0.3 |  |  | V |  |
| $\mathrm{I}_{\mathrm{IN}}$ | Input Current | $(\mathrm{IN}, \mathrm{nIN})$ |  |  |  | ma |  |
| $\mathrm{V}_{\text {REF_AC }}$ | Bias Voltage |  |  | $\mathrm{V}_{\mathrm{DD}}-1.35$ |  | V |  |

Table 4D. LVDS DC Characteristics, $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OUT }}$ | Output Voltage Swing |  |  | 350 |  | mV |
| $\mathrm{V}_{\text {OH }}$ | Output High Voltage |  |  | 1.475 |  | V |
| $\mathrm{~V}_{\text {OL }}$ | Output Low Voltage |  | 0.925 |  |  | V |
| $\mathrm{~V}_{\text {CCM }}$ | Output Common Mode Voltage |  |  | 1.35 |  | V |
| $\Delta \mathrm{~V}_{\text {OCM }}$ | Change in Common Mode Voltage |  |  |  | 50 | mV |

## AC Electrical Characteristics

Table 5. AC Characteristics, $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

| Parameter | Symbol |  | Test Conditions | Minimum | Typical | Maximum | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {MAX }}$ | Output Frequency |  | $\div 2, \div 4$ |  | >2 |  | GHz |
|  | Input Frequency |  | $\div 8, \div 16$ |  | >1.6 |  | GHz |
| $t_{\text {PD }}$ | Propagation Delay; NOTE 1, 2 | IN-to-Q | Input Swing: $<400 \mathrm{mV}$ |  | 750 |  | ps |
|  |  |  | Input Swing: $\geq 400 \mathrm{mV}$ |  | 750 |  | ps |
| tsk(o) | Output Skew; NOTE 2, 3, 4 | QB0-to-QB1 |  |  | 7 |  | ps |
|  |  | QA-to-QB |  |  | 60 |  | ps |
| tsk(pp) | Part-to-Part Skew; NOTE 2, 4, 5 |  |  |  | 250 |  | ps |
| tit(cc) | Cycle-to-Cycle Jitter; NOTE 2, 6 |  |  |  | 1 |  | ps |
| tit(j) | Total Jitter; NOTE 2 |  |  |  | 10 |  | ps |
| $\mathrm{t}_{\mathrm{RR}}$ | Reset Recovery Time; NOTE 2 |  |  | 600 |  |  | ps |
| $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ | Output Rise/Fall Time; NOTE 2 |  |  |  | 150 |  | ps |

All parameters characterized at $\leq 1 \mathrm{GHz}$ unless otherwise noted.
NOTE 1: Measured from the differential input crossing point to the differential output crossing point.
NOTE 2: Specs are design targets.
NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions.
Measured at the output differential cross points.
NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.
NOTE 5: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.
NOTE 6: The cycle-to-cycle jitter on the input will equal the jitter on the output. The part does not add jitter.

## Parameter Measurement Information



LVDS Output Load AC Test Circuit


## Part-to-Part Skew



Cycle-to-Cycle Jitter


Differential Input Level


## Output Skew



Propagation Delay

## Parameter Measurement Information, continued



Single-Ended \& Differential Input Voltage Swing


Output Rise/Fall Time

## Application Information

## Wiring the Differential Input to Accept Single Ended Levels

Figure 2 shows how the differential input can be wired to accept single ended levels. The reference voltage $\mathrm{V} \_$REF $=\mathrm{V}_{\mathrm{DD}} / 2$ is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio of R1 and R2 might need to be adjusted to position the V_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5 V and $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$, $\mathrm{V} \_$REF should be 1.25 V and $R 2 / R 1=0.609$.


Figure 2. Single-Ended Signal Driving Differential Input

## Differential Input with Built-in $50 \Omega$ Termination Interface

The IN /nIN with built-in $50 \Omega$ terminations accepts LVDS, LVPECL, LVHSTL, CML, SSTL and other differential signals. Both signals must meet the $\mathrm{V}_{\mathrm{PP}}$ and $\mathrm{V}_{\mathrm{CMR}}$ input requirements. Figures $3 A$ to $3 E$ show interface examples for the HiPerClockS IN/nIN input with built-in $50 \Omega$ terminations driven by the most common driver types.


Figure 3A. HiPerClockS IN/nIN Input with Built-In $50 \Omega$ Driven by an LVDS Driver


Figure 3C. HiPerClockS IN/nIN Input with Built-In $50 \Omega$ Driven by a CML Driver with Built-In $50 \Omega$ Pullup


Figure 3E. HiPerClockS IN/nIN Input with Built-In $50 \Omega$ Driven by a 3.3V CML Driver with Built-In Pullup

The input interfaces suggested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.


Figure 3B. HiPerClockS IN/nIN Input with Built-In $50 \Omega$ Driven by an LVPECL Driver


Figure 3D. HiPerClockS IN/nIN Input with Built-In $50 \Omega$ Driven by an SSTL Driver

## Recommendations for Unused Input Pins

## Inputs:

## LVCMOS Select Pins

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. $\mathrm{A} 1 \mathrm{k} \Omega$ resistor can be used.

## Outputs:

## LVDS Outputs

All unused LVDS output pairs can be either left floating or terminated with $100 \Omega$ across. If they are left floating, we recommend that there is no trace attached.

## EPAD Thermal Release Path

The EPAD provides heat transfer from the device to the P.C. board. The exposed metal pad on the PCB is connected to the ground plane through thermal vias. To guarantee the device's electrical and thermal performance, EPAD must be soldered to the exposed
metal pad on the PCB, as shown in Figure 4. For further information, please refer to the Application Note on Surface Mount Assembly of Amkor's Thermally /Electrically Enhance Leadframe Base Package, Amkor Technology.


Figure 4. P.C. Board for Exposed Pad Thermal Release Path Example

### 2.5V LVDS Driver Termination

Figure 5 shows a typical termination for LVDS driver in characteristic impedance of $100 \Omega$ differential ( $50 \Omega$ single)
transmission line environment. For buffer with multiple LDVS driver, it is recommended to terminate the unused outputs.


Figure 5. Typical LVDS Driver Termination

## Power Considerations

This section provides information on power dissipation and junction temperature for the ICS889872.
Equations and example calculations are also provided.

## 1. Power Dissipation.

The total power dissipation for the ICS889872 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}+5 \%=2.625 \mathrm{~V}$, which gives worst case results.

- Power_MAX $=V_{D D \_M A X ~}{ }^{*} I_{D D \_M A X}=2.625 V * 80 m A=210 m W$


## 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS devices is $125^{\circ} \mathrm{C}$.

The equation for Tj is as follows: $\mathrm{Tj}=\theta_{\mathrm{JA}}$ * Pd_total $+\mathrm{T}_{\mathrm{A}}$
$\mathrm{Tj}=$ Junction Temperature
$\theta_{\mathrm{JA}}=$ Junction-to-Ambient Thermal Resistance
Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)
$T_{A}=$ Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance $\theta_{\mathrm{JA}}$ must be used. Assuming no air flow and a multi-layer board, the appropriate value is $51.5^{\circ} \mathrm{C} / \mathrm{W}$ per Table 6 below.

Therefore, Tj for an ambient temperature of $85^{\circ} \mathrm{C}$ with all outputs switching is:
$85^{\circ} \mathrm{C}+0.210 \mathrm{~W} * 51.5^{\circ} \mathrm{C} / \mathrm{W}=95.8^{\circ} \mathrm{C}$. This is well below the limit of $125^{\circ} \mathrm{C}$.
This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (single layer or multi-layer).

Table 6. Thermal Resistance $\theta_{\mathrm{JA}}$ for 16 Lead VFQFN, Forced Convection

| $\theta_{\mathrm{JA}}$ by Velocity |  |  |  |
| :--- | :---: | :--- | :--- |
| Linear Feet per Minute | $\mathbf{0}$ |  |  |
| Multi-Layer PCB, JEDEC Standard Test Boards | $51.5^{\circ} \mathrm{C} / \mathrm{W}$ |  |  |

## Reliability Information

Table 7. $\theta_{\mathrm{JA}}$ vs. Air Flow Table for a 16 Lead VFQFN

| $\theta_{\text {JA }}$ by Velocity |  |  |  |
| :--- | :---: | :--- | :--- |
| Linear Feet per Minute | $\mathbf{0}$ |  |  |
| Multi-Layer PCB, JEDEC Standard Test Boards | $51.5^{\circ} \mathrm{C} / \mathrm{W}$ |  |  |

## Transistor Count

The transistor count for ICS889872 is: 323
Pin compatible with SY89872U

## Package Outline and Package Dimensions

Package Outline - K Suffix for 16 Lead VFQFN


Table 8. Package Dimensions

| JEDEC Variation: VEED-2/-4 |  |  |  |
| :---: | :---: | :---: | :---: |
| All Dimensions in Millimeters |  |  |  |
| Symbol | Minimum | Maximum |  |
| N | 16 |  |  |
| A | 0.80 | 1.00 |  |
| A1 | 0 | 0.05 |  |
| A3 | 0.25 |  |  |
| Ref. |  |  |  |
| b | 0.18 | 0.30 |  |
| $\mathbf{N}_{\text {D }}$ \& N | 4 |  |  |
| D \& E | 3.00 |  |  |
| D2 \& E2 | 1.00 | 1.80 |  |
| e | 0.50 |  |  |
| L Basic |  |  |  |

Reference Document: JEDEC Publication 95, MO-220

## Ordering Information

Table 9. Ordering Information

| Part/Order Number | Marking | Package | Shipping Packaging | Temperature |
| :--- | :---: | :---: | :---: | :---: |
| ICS889872AK | 872 A | 16 Lead VFQFN | Tube | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| ICS889872AKT | 872 A | 16 Lead VFQFN | 2500 Tape \& Reel | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| ICS889872AKLF | TBD | "Lead-Free" 16 Lead VFQFN | Tube | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| ICS889872AKLFT | TBD | "Lead-Free" 16 Lead VFQFN | 2500 Tape \& Reel | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

For Sales
800-345-7015
408-284-8200
Fax: 408-284-2775

For Tech Support
netcom@idt.com
480-763-2056

## Corporate Headquarters

Integrated Device Technology, Inc. 6024 Silver Creek Valley Road San Jose, CA 95138

United States
8003457015
+408 2848200 (outside U.S.)

Asia Pacific and Japan
Integrated Device Technology Singapore (1997) Pte. Ltd.
Reg. No. 199707558G
435 Orchard Road
\#20-03 Wisma Atria
Singapore 238877
+65 68875505

## Europe

IDT Europe, Limited
321 Kingston Road
Leatherhead, Surrey
KT22 7TU
England
+44 (0) 1372363339
Fax: +44 (0) 1372378851


[^0]:    The Preliminary Information presented herein represents a product in pre-production. The noted characteristics are based on initial product characterization and/or qualification. Integrated Device Technology, Incorporated (IDT) reserves the right to change any circuitry or specifications without notice.

